CMOS Density Scaling and the CPP×MxP Metric - LinkedIn
文章推薦指數： 80 %
To quantify the density advantage, Intel used a plot of contacted gate (poly) pitch (CPP) times metal pitch as a measure of transistor density. OneofthemostdebatedsemiconductortopicsinthepastyearhasbeentheclaimmadebyIntelthatunlikefoundryofferingsat16/14nmthatareessentiallya
延伸文章資訊
- 15 nm process - Wikipedia
- 25 nm lithography process - WikiChip
- 310 nm process - Wikipedia
- 4Technology Inflection Points: Planar to FinFET to Nanowire
–Gate pitch (GP), a.k.a. CPP (Contacted Poly Pitch) ... Scaling: Fuzzy “technology node”, Crisp “...
- 5CMOS Density Scaling and the CPP×MxP Metric - LinkedIn
To quantify the density advantage, Intel used a plot of contacted gate (poly) pitch (CPP) times m...
